


Figure 1(a)


Properties of DFA and NFA techniques used on conventional microprocessors	Storage: Bound on # of States (for an R character Regular Expression)	Evaluation tim (for N bytes of input) [order of]
Deterministic Finite State Automata or DFA running on a GP CPU	$2R$ (needs very large memory)	N memory access cycles
Non-Deterministic Finite State Automata or NFA running on a GP CPU	R	$R * N$ cpu cache+branch cycles

Figure 1(b)

CPU walking DFA table in DRAM



Coprocessor closer to table in SRAM



Performance on evaluating Regular Expressions on every byte of input stream

1000s of REs @ 100 Mbps

100s of REs @ 280 Mbps

Gigabytes of Memory

100s of MBs of SRAM

Figure 2




Figure 3(a)




Figure 3(b)




Figure 5






Figure 6

Programmable Automata Registers (Expression Registers)



Small Register Size:
e.g. Basic 16-state Automata building block needs 54 Bytes of Registers

- 2 Bytes: Node Elements
- 16 Bytes: Evaluation Symbols,
- 16x16 bit or 32 Bytes of connectivity control
- 2 Bytes for Start state select control
- 2 Bytes of Accept state select control

Fig 7

- Simple regular structure enables a high density → dense array of multiple tiles
- Several thousands of automata (organized as multiple rows of tiles) can fit on a single die on 0.13u technology





Figure 8(b)



Larger State Machine Realized via Multiple State Machine Building Blocks on a General Interconnect

Larger State Machine Realized via Multiple State Machine Building Blocks Organized as a Tree

Figure 9(a)




Properties of DFA and NFA techniques used on conventional microprocessors	Storage: Bound on # of States (for R characters)	Evaluation time (for N bytes) [order of]
D deterministic Finite State Automata or DFA running on a GP CPU	2^R (needs very large memory)	N memory access cycles (~100ns)
Non-Deterministic Finite State Automata or NFA running on a GP CPU	R	$R * N$ cpu cache+branch cycles (~4ns)
		
Non-Deterministic Finite State Automata or NFA running on the Apparatus	R	N Tight on chip state transition cycle (~1 ns)

Figure 9(b)


CPU walking DFA table in
DRAM



Coprocessor closer to table
in SRAM



Regular Expression Co-
processor using Exemplary State
machine Architecture



Perf on RES on every byte

1000s of RES @ 100Mbps

100s of RES @ 280Mbps

1000s of RES @ > 10Gbps

Gigabytes of Memory

100s of MBs of SRAM

No table memory needed

Two orders of magnitude speedup without need for table memory